


FORM PTO-1449		Page 1 of 3	
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT		ATTY. DOCKET NO. 1778.0200000	APPLICATION NO. 09/836,541
		FIRST NAMED INVENTOR Ryan C. Kinter	
		FILING DATE April 18, 2001	ART UNIT 2183

U.S. PATENT DOCUMENTS							
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
<i>h</i>	AA1	3,631,405	12/1971	Hoff <i>et al.</i>			
<i>h</i>	AB1	3,794,980	02/1974	Cogar <i>et al.</i>			
<i>h</i>	AC1	3,811,114	05/1974	Lemay <i>et al.</i>			
<i>h</i>	AD1	3,840,861	10/1974	Amdahl <i>et al.</i>			
<i>h</i>	AE1	3,983,541	09/1976	Faber <i>et al.</i>			
<i>h</i>	AF1	4,110,822	08/1978	Porter <i>et al.</i>			
<i>h</i>	AG1	4,149,244	04/1979	Anderson <i>et al.</i>			
<i>h</i>	AH1	4,229,790	10/1980	Gilliland <i>et al.</i>			
<i>h</i>	AI1	4,295,193	10/1981	Pomerene, James H.			
<i>h</i>	AJ1	4,432,056	02/1984	Almura, Harutsugu			

FOREIGN PATENT DOCUMENTS							
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
<i>h</i>	AK1	EP 0 073 424 A2	03/1983	Europe			N/A

OTHER (Including Author, Title, Date, Pertinent Pages, etc.)		
<i>h</i>	AO1	U.S. Reissue Patent Application No. 10/066,475, inventor Edward Colles Nevill, filed February 1, 2002 (based on U.S. Pat. No. 6,021,265, issued February 1, 2000) (9 pages).
<i>h</i>	AP1	Preliminary Amendment, filed February 1, 2002, in U.S. Reissue Patent Application No. 10/066,475, inventor Edward Colles Nevill, filed February 1, 2002 (based on U.S. Pat. No. 6,021,265, issued February 1, 2000) (15 pages).
<i>h</i>	AQ1	Case, Brian, "ARM Architecture Offers High Code Density: Non-Traditional RISC Encodes Many Options in Each Instruction," <i>Microprocessor Report</i> , Vol. 5, No. 23, pgs. 11-14 (December 18, 1991).

EXAMINER	DATE CONSIDERED
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.	



FORM PTO-1449 SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT	ATTY. DOCKET NO. 1778.0200000	APPLICATION NO. 09/836,541
	FIRST NAMED INVENTOR Ryan C. Kinter	
	FILING DATE April 18, 2001	ART UNIT 2183


U.S. PATENT DOCUMENTS							
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AA2	4,467,409	08/1984	Potash <i>et al.</i>			
	AB2	4,507,728	03/1985	Sakamoto <i>et al.</i>			
	AC2	4,685,080	08/1987	Rhodes, Jr. <i>et al.</i>			
	AD2	4,724,517	02/1988	May, Michael D.			
	AE2	4,777,594	10/1988	Jones <i>et al.</i>			
	AF2	4,782,441	11/1988	Inagami <i>et al.</i>			
	AG2	4,876,639	10/1989	Mensch Jr., William D.			
	AH2	5,132,898	07/1992	Sakamura <i>et al.</i>			
	AI2	5,241,636	08/1993	Kohn, Leslie D.			
	AJ2	5,355,460	10/1994	Eickemeyer <i>et al.</i>			

FOREIGN PATENT DOCUMENTS							
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AK2	EP 0 239 081 B1	09/1995	Europe			N/A
	AL2	EP 0 324 308 B1	03/1996	Europe			N/A
	AM2	EP 0 368 332 B1	09/1997	Europe			N/A

OTHER (Including Author, Title, Date, Pertinent Pages, etc.)		
	AN2	Cobb, Paul, "TinyRISC: a MIPS-16 embedded CPU core," Presentation for Microprocessor Forum, 13 slides (7 pages) (October 22-23, 1996).
	AO2	Gwennap, Linley, "VLIW: The Wave of the Future?: Processor Design Style Could Be Faster, Cheaper Than RISC," <i>Microprocessor Report</i> , Vol. 8, No. 2, pp. 18-21 (February 14, 1994).
	AP2	Kurosawa, K., <i>et al.</i> , "Instruction Architecture For A High Performance Integrated Prolog Processor IPP," <i>Logic Programming: Proceedings of the Fifth International Conference and Symposium (August 15-19, 1988)</i> , MIT Press, Cambridge, MA, Vol. 2, pp. 1506-1530 (1988).
	AQ2	NEC Data Sheet, MOS Integrated Circuit, uPD30121, VR4121 64-/32-Bit Microprocessor (Copyright NEC Electronics Corporation 2000) (76 pages).
	AR2	NEC User's Manual, VR4100 Series™, 64-/32-Bit Microprocessor Architecture, pp. 1-11 and 54-83 (Chapter 3) (Copyright NEC Corporation 2002).

EXAMINER 	DATE CONSIDERED
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.	

FORM PTO-1449 SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT		ATTY. DOCKET NO. 1778.0200000 FIRST NAMED INVENTOR Ryan C. Kinter FILING DATE April 18, 2001	APPLICATION NO. 09/836,541 ART UNIT 2183
---	--	---	---



U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
<i>u</i>	AA3 5,506,974	04/1996	Church <i>et al.</i>			
<i>u</i>	AB3 5,574,873	11/1996	Davidian, Gary G.			
<i>u</i>	AC3 5,732,234	03/1998	Vassiliadis <i>et al.</i>			
<i>u</i>	AD3 5,740,461	04/1998	Jaggar, David Vivian			
<i>u</i>	AE3 6,021,265	02/2000	Nevill, Edward Colles			
<i>u</i>	AF3 6,266,765 B1	07/2001	Horst, Robert W.			07/07/2000
<i>u</i>	AG3 6,272,620 B1	08/2001	Kawasaki <i>et al.</i>			04/04/2000
<i>u</i>	AH3 2001/0021970 A1	09/2001	Hotta <i>et al.</i>			05/14/2001
<i>u</i>	AI3 2004/0054872 A1	03/2004	Nguyen <i>et al.</i>			09/12/2003
<i>u</i>	AJ3					

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
<i>u</i>	AK3 EP 0 449 661 B1	11/1995	Europe			N/A
<i>u</i>	AL3 GB 2 016 755 A	09/1979	United Kingdom			N/A
	AM3					Yes No

OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

<i>u</i>	AN3	NEC User's Manual, VR4121™, 64/32-Bit Microprocessor, uPD30121, pp. 1-19 and 103-131 (Chapter 4) (Copyright NEC Corporation 1998).
<i>u</i>	AO3	Ross, Roger, "There's no risk in the future for RISC," <i>Computer Design</i> , Vol. 28, No. 22, pp. 73-75 (November 13, 1989).
	AP3	
	AQ3	
	AR3	

EXAMINER	DATE CONSIDERED
----------	-----------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

FORM PTO-1449

INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO.
1778.0200000APPLICATION NO.
09/836,541FIRST NAMED INVENTOR
Ryan C. KinterFILING DATE
April 18, 2001ART UNIT
2183

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
	AA1					
	AB1					
	AC1					
	AD1					
	AE1					
	AF1					
	AG1					
	AH1					
	AI1					
	AJ1					
	AK1					

RECEIVED

SEP 20 2004

TECHNOLOGY CENTER

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSLATION
N	AL1	0 109 567 A2	05/1984	EP		N/A
N	AM1	0 170 398 A2	02/1986	EP		N/A
N	AN1	WO 95/30187 A1	11/1995	WO		N/A
	AO1					Yes No
	AP1					Yes No


OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

H	AR	1	Hirata, H., et al., "An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads," ACM SIGARCH Computer Architecture News, Volume 20, Number 2, pgs. 136-145, Association for Computing Machinery (May 1992).
AS	1		
AT	1		

EXAMINER

DATE CONSIDERED


EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.



ELECTRONIC INFORMATION DISCLOSURE STATEMENT

Electronic Version v18

Stylesheet Version v18.0

Title of Invention	Mapping System and Method for Instruction Set Processing						
<div>Application Number: 09/836541</div> <div>Confirmation Number: 6813</div> <div>First Named Applicant: Ryan KINTER</div> <div>Attorney Docket Number: 1778.0200000</div> <div>Art Unit: 2183</div> <div>Examiner: Daniel H. Pan</div> <div>Search string: (4388682 or 4484268 or 5031096 or 5115500 or 5371864 or 5392408 or 5394558 or 5396634 or 5404472 or 5475824 or 5475853 or 5542060 or 5568646 or 5574941 or 5581718 or 5619667 or 5664136 or 5796973 or 5954830 or 6651160).pn.</div> <div> RECEIVED OCT 04 2004 Technology Center 2100</div>							
US Patent Documents							
Note: Applicant is not required to submit a paper copy of cited US Patent Documents							
init	Cite.No.	Patent No.	Date	Patentee	Kind	Class	Subclass
h	1	4388682	1983-06-14	Eldridge			
h	2	4484268	1984-11-20	Thoma et al.			
h	3	5031096	1991-07-09	Jen et al.			
h	4	5115500	1992-05-19	Larsen			
h	5	5371864	1994-12-06	Chuang			
h	6	5392408	1995-02-21	Fitch			
h	7	5394558	1995-02-28	Arakawa et al.			
h	8	5396634	1995-03-07	Zaidi et al.			
h	9	5404472	1995-04-04	Kurosawa et al.			
h	10	5475824	1995-12-12	Grochowski et al.			
h	11	5475853	1995-12-12	Blaner et al.			
h	12	5542060	1996-07-30	Yoshida			
h	13	5568646	1996-10-22	Jaggar			
h	14	5574941	1996-11-12	Horst			

<input checked="" type="checkbox"/>	15	5581718	1996-12-03	Grochowski	
<input checked="" type="checkbox"/>	16	5619667	1997-04-08	Henry et al.	
<input checked="" type="checkbox"/>	17	5664136	1997-09-02	Witt et al.	
<input checked="" type="checkbox"/>	18	5796973	1998-08-18	Witt et al.	
<input checked="" type="checkbox"/>	19	5954830	1999-09-21	Ternullo, Jr.	
<input checked="" type="checkbox"/>	20	6651160	2003-11-18	Hays	B1

Signature

Examiner Name	Date
